Normal view MARC view ISBD view

Design and analysis of performance-efficient on-chip memories for error-intolerant and error-resilient applications

By:

Contributor(s):

Material type:

TextPublication details: Gandhinagar: Indian Institute of Technology Gandhinagar, 2023.Description: xxii, 174p.; hbk; 30cmSubject(s):

DDC classification:

Available additional physical forms:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Theses (Ph.D)	IIT Gandhinagar	Reference	621.3 BHA (Browse shelf(Opens below))	Not for Issue	T01141

Browsing IIT Gandhinagar shelves,Collection: Reference Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.3 BAN Introducing sparsity to point sets for completion of coarse and dense point clouds	621.3 BAS Automated medical diagnosis using deep neural networks	621.3 BHA Step towards developing a virtual reality based rehabilitation system for post- stroke hand movement disorder	621.3 BHA Design and analysis of performance-efficient on-chip memories for error-intolerant and error-resilient applications	621.3 BHA Vulnerability assessment of smart grid with false data injection attacks	621.3 BHO Design of portable, individualized audio, visual and tactile cueing modules	621.3 CHA Design and finite element analysis of micromachined piezoresistive polyimide nanocantilevers for surface stress sensing applications	Next

Includes references.

Click to access Repository record:

There are no comments on this title.

to post a comment.