Normal view MARC view ISBD view

Design and analysis of performance-efficient on-chip memories for error-intolerant and error-resilient applications

By:

Contributor(s):

Material type:

TextPublication details: Gandhinagar: Indian Institute of Technology Gandhinagar, 2023.Description: xxii, 174p.; hbk; 30cmSubject(s):

DDC classification:

Available additional physical forms:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Theses (Ph.D)	IIT Gandhinagar	Reference	621.3 BHA (Browse shelf(Opens below))	Not for Issue	T01141

Includes references.

Click to access Repository record:

There are no comments on this title.

to post a comment.