Normal view MARC view ISBD view

Digital compute in memory chip design and validation

By:

Contributor(s):

Material type:

TextPublication details: Gandhinagar: Indian Institute of Technology Gandhinagar, 2025Description: x, 59p.: hbk.: 30 cmSubject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Theses (M.Tech)	IIT Gandhinagar	Reference	621.3 KUM (Browse shelf(Opens below))	Not for Issue	T01532

Includes References

There are no comments on this title.

to post a comment.