Normal view MARC view ISBD view

Architecting fast and energy-efficient hardware accelerators for emerging ML workloads using hardware-software co-design

By:

Contributor(s):

Material type:

TextPublication details: Gandhinagar: Indian Institute of Technology Gandhinagar, 2024.Description: xii, 146p.; hbk; 30cmSubject(s):

DDC classification:

Available additional physical forms:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Theses (Ph.D)	IIT Gandhinagar	Reference	006.31 ISS (Browse shelf(Opens below))	Processing Center	T01145

Browsing IIT Gandhinagar shelves,Collection: Reference Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	006.31 BHA Machine Learning approaches for Epilepsy detection	006.31 GAV Implicit bias of gradient descent based optimization algorithms for underdetermined problems	006.31 GUP MLOps on Kubernetes	006.31 ISS Architecting fast and energy-efficient hardware accelerators for emerging ML workloads using hardware-software co-design	006.31 JAI SpiroActive: active learning for efficient data acquisition for spirometry	006.31 JOH Decoding media perception with Electroencephalography using deep learning	006.31 SAH From synthesis to discrimination: deep learning techniques for analyzing AI-generated SEM images	Next

Includes references.

Click to access Repository record:

There are no comments on this title.

to post a comment.