SystemVerilog for verification a guide to learning the testbench language features Chris Spear

By:

Spear, Chris

Material type: Book

BookSeries: ; Current publication frequency: .Publication details: New York,: Springer, 2008.Edition: 2 nd edDescription: xxxvi, 429 p: ill; 25 cmISBN:

9788184895315

Subject(s):

DDC classification:

621.392 SPE

LOC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Date due	Barcode
Books	IIT Gandhinagar	General	621.392 SPE (Browse shelf(Opens below))	Available		014502

Browsing IIT Gandhinagar shelves Close shelf browser (Hides shelf browser)

Previous								Next
Previous	621.381535 FEU Designing amplifier circuits	621.395 GOL Physical design essentials an ASIC design implementation perspective	621.3822 BAH Signal processing and integrated circuits	621.392 SPE SystemVerilog for verification a guide to learning the testbench language features	621.38224 BAL Noise and fluctuations control in electronic devices	616.85882 ZIM Autism : Current theories and evidence	954.87 SAM Splendours of royal Mysore: the untold story of the Wodeyars	Next

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.