Amazon cover image
Image from Amazon.com

Verilog digital system design : RT level synthesis, testbench and verification

By: Material type: BookBookSeries: McGraw-Hill electronic engineering seriesPublication details: New Delhi: Tata McGraw-Hill Publishing, 2006Edition: 2nd edDescription: xvi, 384 p.: ill; 24 cmISBN:
  • 9780070252219
Subject(s): DDC classification:
  • 621.392 NAV
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode
Books Books IIT Gandhinagar 621.392 NAV (Browse shelf(Opens below)) Available 010701
Books Books IIT Gandhinagar 621.392 NAV (Browse shelf(Opens below)) Available 010702
Books Books IIT Gandhinagar 621.392 NAV (Browse shelf(Opens below)) Available 010703
CD/DVD CD/DVD IIT Gandhinagar Reference 621.392 NAV (Browse shelf(Opens below)) Available C00549
CD/DVD CD/DVD IIT Gandhinagar Reference 621.392 NAV (Browse shelf(Opens below)) Available C00550
CD/DVD CD/DVD IIT Gandhinagar Reference 621.392 NAV (Browse shelf(Opens below)) Available C00551
Books Books IIT Gandhinagar 621.392 NAV (Browse shelf(Opens below)) Available 005716

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.


Copyright ©  2022 IIT Gandhinagar Library. All Rights Reserved.

Powered by Koha